HKIE Professional Assessment — Electronics Discipline

Practice session

In VHDL or Verilog hardware description languages, what type of digital circuit element is synthesized when a signal is assigned inside a process without specifying all possible input combinations in a conditional block?

Loading your practice session…