Fundamental Information Technology Engineer Examination

Practice session

A 5-stage instruction pipeline completes one instruction per clock after it is full. How many clock cycles are required to complete 8 independent instructions with no stalls?

Loading your practice session…